Category
Electronics engineering
Store
Wordery
Brand
Springer international publish
Low-Noise Low-Power Design for Phase-Locked Loops : Springer : 9783319343709 : 331934370X : 23 Aug 2016 : This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation. The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage. Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.
89.99 GBP
Recommendations
Choose your language and region
Klarna is available around the world with a variable offering, choose one that suits you best.
Copyright © 2005-2024 Klarna Bank AB (publ). Headquarters: Stockholm, Sweden. All rights reserved. Klarna Bank AB (publ). Sveavägen 46, 111 34 Stockholm. Organization number: 556737-0431